
# Schematic Package Supplement to


# **Table of Contents**

Sheet 1A You Are Here





# Operation, Maintenance and Service Manual


NOTE
This staple temporarily holds the schematic package together. Remove the staple before using the














SIG. GRD

+\_L

.22 T

+54 RTN




#### Kangaroo Reg./Audio II PCB Schematic Diagram

© ATARLING., 1982


Warner Communications Company

SP-204 Sheet 3A 2nd printing


#### **Coin Door Wiring Diagram**




#### **Utility Panel Wiring Diagram**



#### Fluorescent Light and Speaker Wiring Diagram







# **Block Diagram (CPU PCB)**

#### NOTE -


The service switch, located on the CPU PCB, allows you to enter credits without tripping the coin counter.








# **Memory Map**


HEXA- DECIMAL ADDRESS	R/W	D7	D6	D5		ATA D3	D2	<b>D</b> 1	D0	FUNCTION
Game Microprocessor Memory Space (IC15)										
0000-5FFF	R	D	D	D	D	D	D	D	D	Z80 24K Program ROM
E000-E3FF	R/W	D	D	D	D	D	D	D	D	1K Working RAM
E400	R	D	D	D	D	D	D	D	D	Option Switch
E800 E801 E802 E803 E804 E805 E806 E807 E808 E809 E80A	333333333						0000000000	0000000000	0000000000	Low Byte Start Address of Data in Picture High Byte ROM for DMA Low Byte Start Address in Bit Map RAM (where High Byte picture is to be written) During DMA Low Byte Picture Size for DMA High Byte and DMA Start Vertical Start Address in Bit Map Horizontal Start Address in Bit Map Bank Select Latch A & B Bit Map Control Latch (A = playfield, B = motion) Color-Shading Latch
EC00 EC00 EC00 EC00 EC00 EC00	WRRRRR	D	D	D	D D	D D	D D	D D	D D	Sound DATA to Sound Microprocessor Utility Coin Switch 1 Player Start 2 Player Start Left Coin Input Right Coin Input
ED00 ED00 ED00 ED00 ED00 ED00 ED00	*				D	D	D	D D	D D	Coin Counter 1 Coin Counter 2 (European games) Player 1 Right Player 1 Left Player 1 Up Player 1 Down Player 1 Punch
EE00 EE00 EE00 EE00	R R R R				D	D	D	D	D	Player 2 Right Player 2 Left Player 2 Up Player 2 Down Player 2 Punch
EFXX EFXX	WR					D D	D D	D D	D D	Output to Custom Microcomputer Input from Custom Microcomputer
Sound Microprocessor Memory Space (IC34)										
0000-0FFF 4000-43FF	R R/W	D D	D D	D D	D D	D D	D D	D D	D D	4K Program ROM 1K Working RAM
6000	R	D	D	D	D	D	D	D	D	Read DATA from Game Microprocessor
7000 8000	W R	D D	D D	D D	D D	D D	D D	D D	D D	Write to Sound Chip (GI-AY-3-8910) . Read from Sound Chip


















Kangaroo CPU PCB Schematic Diagram


© ATARI INC., 1982


Warner Communications Company

SP-204 Sheet 5B 2nd printing












# **Block Diagram (Video PCB)**







# **Dynamic RAM Timing Diagram (Video PCB)**








# Clock, Sync Chain, and Timing Signals





# **DMA Control**


# **Dynamic RAM Video Address and Flip**



#### **Picture ROM Address Selector**







# **Dynamic RAM Data Selector**

# **Dynamic RAM Address Selector**

